In this paper, we propose a block-based low-power complementary metal oxide semiconductor (CMOS) image sensor (CIS) with a simple pixel structure for power efficiency. This method, which uses an additional computation circuit, makes it possible to reduce the power consumption of the pixel array. In addition, the computation circuit for a block-based CIS is very flexible for various types of pixel structures. The proposed CIS was designed and fabricated using a standard CMOS 0.18 µm process, and the performance of the fabricated chip was evaluated. From a resultant image, the proposed block-based CIS can calculate a differing contrast in the block and control the operating voltage of the unit blocks. Finally, we confirmed that the power consumption in the proposed CIS with a simple pixel structure can be reduced.
INTRODUCTION
A charge-coupled device (CCD) and a complementary metaloxide-semiconductor (CMOS) image sensor (CIS) are commonly used for image capture [1] [2] [3] [4] [5] [6] [7] . Recently, CISs have mainly been used for portable devices and security cameras because a CIS is cheaper and more power efficient than a CCD-type image sensor [8] [9] [10] . The operation of most portable devices depends on battery power. Because battery power is limited, it is essential that most devices consume less power. In recent years, many studies have been conducted to develop low-power CISs [11, 12] .
Major studies on low-power CISs focused on low-operation voltage for the supply voltage of a device, methods for including variable frames by controlling the integration time in the CIS, and obtaining a computation pixel signal level [13] [14] [15] [16] . The method used to obtain low-operation voltage is very difficult to design into a CIS chip. Low-operation voltage only depends on the CMOS process. In addition, the output voltage swing in the pixel is important for reducing the noise level; the supply voltage for a pixel is somewhat large. Establishing a variable frame rate by controlling the integration time creates a problem: different levels of brightness at different integration times.
We propose a block-based low-power CIS that clearly improves pixel power efficiency. By using an additional computation circuit, the proposed CIS improves the area efficiency and can use the conventional structure of a three-transistor active pixel sensor.
Previous work also proposed block-based CISs, but the complex pixel structure was composed of one photodiode, eight transistors, and twelve signal lines [17] . Those designs also included a small photodiode and had a low fill factor. We propose a new type of block-based CIS that has one photodiode, three transistors, and six signal lines. Not only can we create a simple pixel structure, but we can also improve the fill factor in the pixel.
The proposed block-based CIS was implemented in a 0.18 ìm standard CMOS process on a Cadence Virtuoso platform, and was simulated in Cadence Spectre.
EXPERIMENTAL

Design of proposed CIS
The proposed CIS structure is shown in Fig. 1 . The block-based system consists of a unit block, a winner-take-all circuit, a losertake-all circuit, an update circuit, a subtractor, a comparator, and a static random-access memory (SRAM) cell. Each unit block is calculates the maximum and minimum outputs in the unit block output, and the maximum output is subtracted from the minimum output by using a subtractor circuit. The output signal of the subtractor is the difference in darkness in the unit block. The difference in darkness is compared to the reference signal by using the comparator. Therefore, the input to the SRAM is a digital signal, which is stored. Finally, the unit block operates according to the stored signal state in the SRAM.
Design of the unit block and pixel
The design of the unit block is very important for the operation of a block-based system with a simple pixel structure. The proposed unit block and pixel structure are shown in Fig. 2 . The unit block cell is composed of 4-by-4 pixel arrays. All pixels consist of one photodiode, four transistors, and include three signal lines and two power lines. The drain node, M1, in the pixel is connected to the V
node controls each block from the computation result. Further, the initial condition of the V
node is set to high. Briefly observing the operation of the pixel, after integration time from reset, the read operation is performed sequentially from 1 row. Each pixel signal of 1 row is transmitted to the winner-take-all and loser-take-all process in the computation circuit. Then, the next rows are successively transferred to the winner-take-all/loser-take-all process.
Design of the computation circuit
The computation circuit is composed of the winner-take-all/ loser-take-all circuit, the update circuit, the subtractor, the comparator, and the SRAM cell.
The winner-take-all/loser-take-all circuit structure is shown in 
I 16 I
take-all circuit also has a digital signal for the minimum signal.
The winner-take-all/loser-take-all circuit transmits the maximum and minimum output voltages in each row of pixels to the update circuit.
The circuit structures of the winner update, loser update, and proposed subtractor are shown in Fig. 4 . The operation methods of the winner update and loser update are used in a similar manner in both Fig. 4 (a) and 4(b). When the S1 signal is applied, the comparator compares the winner and loser signals to the update node signal. The S2 signal is applied next, and the winner or loser signal is updated to the capacitor from the previous result of the comparator. After updating the maximum and minimum signals from the unit block, the winner and loser update nodes are transmitted to the two inputs of the subtractor circuit separately.
Previous subtractor circuits consisted of an operational amplifier and four resistors. In those previous subtractor structures, the current consumed by the operational amplifier was more than the current consumed in our proposed structure. In addition, using four resistors presented a problem in the consumed chip area. Therefore, we propose a simple structure for the subtractor design of three switches and one capacitor, as seen in 
Simulation
We simulated a computation circuit using Cadence Spectre with a simulation library of standard 0.18 µm CMOS processes. The simulation results of the winner-take-all/loser-take-all circuit are shown in Fig. 6 . The common input voltage range of the winnertake-all/loser-take-all circuit is set to the output swing of the pixel in Fig. 6 (a) . The winner-take-all/loser-take-all circuit selects the maximum and minimum signals in the unit row in Fig. 6 (b) .
Although the winner-take-all and loser-take-all circuits have a problem in that the maximum resolution is limited to about 63 mV, the winner-take-all and loser-take-all are only used in computation mode and are just compared with the reference Fig. 3 . Structure of the winner-take-all and loser-take-all circuits. 
RESULTS AND DISCUSSIONS
Measurement environment
The layout of the proposed chip is shown in Fig. 8 . The
proposed chip consists of a pixel array, decoders, and additional computation circuits for operating a block-based structure. The proposed chip was implemented in a Magnachip/SK Hynix 0.18 ìm standard CMOS process. Because it was not implemented by using the CIS process, the proposed chip was expected to have a lower image quality than that if we had used the CIS process.
Therefore, we focused on an additional circuit for operating a block-based CIS.
In order to measure the proposed block-based CIS, we designed a printed circuit board (PCB). Fig. 9 shows the blueprint of (a) the chip mount PCB and (b) the controller PCB. The completed module for measurement is shown in Fig. 10 . The operating digital waveform is shown in Fig. 11 . The signals of S1 and S2 are used to control the update circuit. D1, D2, reset, and WR are also used to control sequence circuits. To operate the block-based CIS,
we produced an operating signal by using Verilog hardware description language (HDL) code with a field-programmable gate array (FPGA). 
Discussion
The proposed block-based CIS has a simple pixel structure for unit blocks. Therefore, we can use a photodiode with a relatively large area. The number of transistors and signal lines are summarized in Table 1 , with respect to the type of pixel. The proposed pixel structure is simpler than the previous pixel structure [17] .
Furthermore, the proposed subtractor increases the power efficiency and area efficiency without using a current source and resistors.
The power consumption of the pixels depends on the number of operating blocks. The pixel current, according to the number of operated blocks, is shown in Fig. 14. The current in the pixel shows linearity depending on the number of operation blocks.
CONCLUSIONS
We proposed a block-based low-power CMOS image sensor.
Our work not only showed simulation results but also confirmed a captured image using a module of the block-based CIS. The previously proposed subtractor had four resistors and an operational amplifier; this subtractor occupied a large area of the chip. However, our proposed block-based low-power CIS not only reduced the area of the chip but also increased the power efficiency. In addition, an advantage of the proposed CIS is that there is no need for additional transistors in the active pixel sensor.
Compared to previously proposed CISs, our proposed CIS has just three transistors and six signal lines. Therefore, our proposed CIS has a high fill factor and a small pixel pitch. As a result, the blockbased low-power CIS operated correctly, and it showed correct results for the image while using the proposed simple pixel Proposed pixel 3 06
Fig. 14. Pixel current with respect to the number of operation blocks.
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Block-Based Low-Power CMOS Image Sensor with a Simple Pixel Structure structure.
Future work will integrate additional correlated double sampling (CDS) and an analog-to-digital converter (ADC). By controlling the biases of the CDS and ADC, the block-based CIS is expected to further improve power efficiency.
